diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2017-09-25 12:21:07 +0200 |
|---|---|---|
| committer | Arthur Heymans <arthur@aheymans.xyz> | 2017-12-10 14:50:08 +0000 |
| commit | bddef0dae73676c44364cd9d53813144ce42198a (patch) | |
| tree | 5f50270d1b42f2461eb323b1928a3b4f661bc5bd /src/southbridge/intel/fsp_i89xx | |
| parent | bf8db8d45b35181c84a163ab669f7a8d39ad5fec (diff) | |
| download | coreboot-bddef0dae73676c44364cd9d53813144ce42198a.tar.xz | |
sb/intel/common: Add SOUTHBRIDGE_INTEL_COMMON_SPI
This introduces a Kconfig option to include common Intel SPI code.
Change-Id: I970408e5656c0e8812b8609e2cc10d0bc8d8f6f2
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/21674
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/southbridge/intel/fsp_i89xx')
| -rw-r--r-- | src/southbridge/intel/fsp_i89xx/Kconfig | 2 | ||||
| -rw-r--r-- | src/southbridge/intel/fsp_i89xx/Makefile.inc | 2 |
2 files changed, 1 insertions, 3 deletions
diff --git a/src/southbridge/intel/fsp_i89xx/Kconfig b/src/southbridge/intel/fsp_i89xx/Kconfig index 67c2665e66..d0cb45c250 100644 --- a/src/southbridge/intel/fsp_i89xx/Kconfig +++ b/src/southbridge/intel/fsp_i89xx/Kconfig @@ -28,12 +28,12 @@ config SOUTH_BRIDGE_OPTIONS # dummy select USE_WATCHDOG_ON_BOOT select PCIEXP_ASPM select PCIEXP_COMMON_CLOCK - select SPI_FLASH select COMMON_FADT select HAVE_INTEL_FIRMWARE select NO_EARLY_BOOTBLOCK_POSTCODES select SOUTHBRIDGE_INTEL_COMMON select SOUTHBRIDGE_INTEL_COMMON_SMBUS + select SOUTHBRIDGE_INTEL_COMMON_SPI config EHCI_BAR hex diff --git a/src/southbridge/intel/fsp_i89xx/Makefile.inc b/src/southbridge/intel/fsp_i89xx/Makefile.inc index f9bbdc6d6d..d8eb06789f 100644 --- a/src/southbridge/intel/fsp_i89xx/Makefile.inc +++ b/src/southbridge/intel/fsp_i89xx/Makefile.inc @@ -26,8 +26,6 @@ ramstage-y += reset.c ramstage-y += watchdog.c ramstage-$(CONFIG_ELOG) += elog.c -ramstage-y += ../common/spi.c -smm-$(CONFIG_SPI_FLASH_SMM) += ../common/spi.c ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smi.c smm-$(CONFIG_HAVE_SMI_HANDLER) += smihandler.c me.c me_8.x.c finalize.c |