summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i3100
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2017-05-16 17:58:25 +0200
committerArthur Heymans <arthur@aheymans.xyz>2017-06-12 11:42:56 +0200
commitdcd3cef8744b9d126370565fb3551a1fced8ab04 (patch)
tree2094823e83af0f34bb964ce3e5e3b2b25de812cf /src/southbridge/intel/i3100
parentf6934f5c6c32af9261a6f45d0c3eaf1ad45b2d32 (diff)
downloadcoreboot-dcd3cef8744b9d126370565fb3551a1fced8ab04.tar.xz
nb/intel/sandybridge: Improve CAS freq selection
The previous code seemed weird and tried to check if its selected value is supported three times. This also lower the clock if a selected frequency does not result in a supported CAS number. Change-Id: I97244bc3940813c5a5fcbd770d71cca76d21fcae Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/19716 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/southbridge/intel/i3100')
0 files changed, 0 insertions, 0 deletions