summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82371eb
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2020-01-07 12:18:24 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2020-01-12 16:02:00 +0000
commit7a95575b850c280e8496f3acafb5978d5c4c93bd (patch)
treea88f50588398e45d9c733ac58744fa355d16afeb /src/southbridge/intel/i82371eb
parent3f882fafa069ce3c7cb39bdc80c73ade3f0daa46 (diff)
downloadcoreboot-7a95575b850c280e8496f3acafb5978d5c4c93bd.tar.xz
asus/{p2b-x,p3b-f},intel/i440bx: Move mainboard_romstage_entry()
Change-Id: I3598f548c2d122906fda09c85b5a1c82b0da993b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38255 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82371eb')
-rw-r--r--src/southbridge/intel/i82371eb/early_smbus.c6
-rw-r--r--src/southbridge/intel/i82371eb/i82371eb.h1
2 files changed, 7 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82371eb/early_smbus.c b/src/southbridge/intel/i82371eb/early_smbus.c
index 917a3b45f1..f69cb93a74 100644
--- a/src/southbridge/intel/i82371eb/early_smbus.c
+++ b/src/southbridge/intel/i82371eb/early_smbus.c
@@ -23,6 +23,12 @@
#include <device/smbus_host.h>
#include "i82371eb.h"
+void i82371eb_early_init(void)
+{
+ enable_smbus();
+ enable_pm();
+}
+
void enable_smbus(void)
{
pci_devfn_t dev;
diff --git a/src/southbridge/intel/i82371eb/i82371eb.h b/src/southbridge/intel/i82371eb/i82371eb.h
index 55242effca..b292beb173 100644
--- a/src/southbridge/intel/i82371eb/i82371eb.h
+++ b/src/southbridge/intel/i82371eb/i82371eb.h
@@ -21,6 +21,7 @@
void enable_smbus(void);
void enable_pm(void);
+void i82371eb_early_init(void);
#if ENV_ROMSTAGE
int smbus_read_byte(u8 device, u8 address);