summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801bx/lpc.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-05-13 13:30:59 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-05-18 12:18:07 +0000
commit892e9f6030f2ade15067ec7b51c819130072e91b (patch)
tree1bab647a40aa1c5a46b1ff61c779d6c2125f22a9 /src/southbridge/intel/i82801bx/lpc.c
parent152f1c918fdeb638d434b224ad1ca3e65aeeba78 (diff)
downloadcoreboot-892e9f6030f2ade15067ec7b51c819130072e91b.tar.xz
sb/intel/i82801bx: Get rid of device_t
Use of device_t has been abandoned in ramstage. Change-Id: I661b2435d9f0306b246a3e89aac24eb30c959085 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/26253 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/southbridge/intel/i82801bx/lpc.c')
-rw-r--r--src/southbridge/intel/i82801bx/lpc.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/southbridge/intel/i82801bx/lpc.c b/src/southbridge/intel/i82801bx/lpc.c
index 0d8ebe089a..4fbc0044ab 100644
--- a/src/southbridge/intel/i82801bx/lpc.c
+++ b/src/southbridge/intel/i82801bx/lpc.c
@@ -119,7 +119,7 @@ static void i82801bx_enable_serial_irqs(struct device *dev)
/* TODO: Explain/#define the real meaning of these magic numbers. */
}
-static void i82801bx_pirq_init(device_t dev, uint16_t ich_model)
+static void i82801bx_pirq_init(struct device *dev, uint16_t ich_model)
{
u8 reg8;
config_t *config = dev->chip_info;
@@ -150,7 +150,7 @@ static void i82801bx_pirq_init(device_t dev, uint16_t ich_model)
pci_write_config8(dev, PIRQH_ROUT, reg8);
}
-static void i82801bx_power_options(device_t dev)
+static void i82801bx_power_options(struct device *dev)
{
uint8_t byte;
int pwr_on = -1;
@@ -180,7 +180,7 @@ static void i82801bx_power_options(device_t dev)
}
}
-static void gpio_init(device_t dev)
+static void gpio_init(struct device *dev)
{
/* Set the value for GPIO base address register and enable GPIO. */
pci_write_config32(dev, GPIO_BASE, (GPIO_BASE_ADDR | 1));
@@ -222,7 +222,7 @@ static void i82801bx_lpc_route_dma(struct device *dev, uint8_t mask)
pci_write_config16(dev, PCI_DMA_CFG, reg16);
}
-static void i82801bx_lpc_decode_en(device_t dev, uint16_t ich_model)
+static void i82801bx_lpc_decode_en(struct device *dev, uint16_t ich_model)
{
/* Decode 0x3F8-0x3FF (COM1) for COMA port, 0x2F8-0x2FF (COM2) for COMB.
* LPT decode defaults to 0x378-0x37F and 0x778-0x77F.
@@ -269,7 +269,7 @@ static void lpc_init(struct device *dev)
i82801bx_lpc_decode_en(dev, ich_model);
}
-static void i82801bx_lpc_read_resources(device_t dev)
+static void i82801bx_lpc_read_resources(struct device *dev)
{
struct resource *res;