summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801dx/chip.h
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2010-03-14 17:01:08 +0000
committerStefan Reinauer <stepan@openbios.org>2010-03-14 17:01:08 +0000
commit8702ab5ab1ee3e9f4f4d6edd7cec85ed6029aac8 (patch)
treeadb258ce5c8098599af7d981b6ea66dac7c10b8b /src/southbridge/intel/i82801dx/chip.h
parent5c503927f482cc167ebe245ac6d4a394179ea6e2 (diff)
downloadcoreboot-8702ab5ab1ee3e9f4f4d6edd7cec85ed6029aac8.tar.xz
ICH4 update, fix ATA init, drop SATA (chipset doesn't have SATA)
fix some PCI IDs, enable USB bus mastering, add some license headers, ... LPC code needs another look, but I think we're getting there. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Joseph Smith <joe@settoplinux.org> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5207 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/intel/i82801dx/chip.h')
-rw-r--r--src/southbridge/intel/i82801dx/chip.h25
1 files changed, 22 insertions, 3 deletions
diff --git a/src/southbridge/intel/i82801dx/chip.h b/src/southbridge/intel/i82801dx/chip.h
index fdbb7d2d0d..1209ec854b 100644
--- a/src/southbridge/intel/i82801dx/chip.h
+++ b/src/southbridge/intel/i82801dx/chip.h
@@ -1,8 +1,27 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2004 Eric Biederman
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
#ifndef I82801DX_CHIP_H
#define I82801DX_CHIP_H
-struct southbridge_intel_i82801dx_config
-{
+struct southbridge_intel_i82801dx_config {
int enable_usb;
int enable_native_ide;
/**
@@ -24,4 +43,4 @@ struct southbridge_intel_i82801dx_config
extern struct chip_operations southbridge_intel_i82801dx_ops;
-#endif /* I82801DBM_CHIP_H */
+#endif /* I82801DBM_CHIP_H */