diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2013-02-26 19:21:39 +0200 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2013-02-28 00:36:55 +0100 |
| commit | 1cca340942957009ad74e24ef04bdd5eb44aabaf (patch) | |
| tree | 95dcf8332149483f6f77eab85c0fade9288e96b7 /src/southbridge/intel/i82801gx/lpc.c | |
| parent | 8f4647a24bf19a96531af9905b23ae8a2fc2675a (diff) | |
| download | coreboot-1cca340942957009ad74e24ef04bdd5eb44aabaf.tar.xz | |
Use defines for some i82801ex/gx registers
Change-Id: I0069ec26278b82d61ce5bcfb94d77647dfd3254b
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/2530
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82801gx/lpc.c')
| -rw-r--r-- | src/southbridge/intel/i82801gx/lpc.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801gx/lpc.c b/src/southbridge/intel/i82801gx/lpc.c index c6b76d337a..45d5c12002 100644 --- a/src/southbridge/intel/i82801gx/lpc.c +++ b/src/southbridge/intel/i82801gx/lpc.c @@ -49,7 +49,7 @@ static void i82801gx_enable_apic(struct device *dev) /* Enable ACPI I/O and power management. * Set SCI IRQ to IRQ9 */ - pci_write_config8(dev, ACPI_CNTL, 0x80); + pci_write_config8(dev, ACPI_CNTL, ACPI_EN); *ioapic_index = 0; *ioapic_data = (1 << 25); |