summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-08-10 21:56:41 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2014-08-11 09:12:29 +0200
commit9d2cb7c11e7498d0fd56571edd03158fc0c96225 (patch)
tree9f38cf3c13f5b35ef7e1a39a445974dcd32abe33 /src/southbridge/intel/i82801ix
parent3108b1aa1bf0ce028f8fb469f1cd19c0a3b3b9cd (diff)
downloadcoreboot-9d2cb7c11e7498d0fd56571edd03158fc0c96225.tar.xz
i82801ix: Declare gen decode registers.
Change-Id: I999818833c9040eb4f4e19c313b5e9be216ffd86 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6585 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/southbridge/intel/i82801ix')
-rw-r--r--src/southbridge/intel/i82801ix/i82801ix.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801ix/i82801ix.h b/src/southbridge/intel/i82801ix/i82801ix.h
index d84af3abe7..d8dc077673 100644
--- a/src/southbridge/intel/i82801ix/i82801ix.h
+++ b/src/southbridge/intel/i82801ix/i82801ix.h
@@ -99,6 +99,9 @@
#define D31F0_LPC_IODEC 0x80
#define D31F0_LPC_EN 0x82
#define D31F0_GEN1_DEC 0x84
+#define D31F0_GEN2_DEC 0x88
+#define D31F0_GEN3_DEC 0x8c
+#define D31F0_GEN4_DEC 0x90
#define D31F0_GEN_PMCON_1 0xa0
#define D31F0_GEN_PMCON_3 0xa4
#define D31F0_C5_EXIT_TIMING 0xa8