summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/Makefile.inc
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-06-01 20:21:26 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-07-21 18:23:15 +0000
commitc274be5fc4a608f7de1dfa7c28a0db4412855da1 (patch)
tree0eb8d1be547133124fa6f2de86ca0f6a490ff471 /src/southbridge/intel/i82801jx/Makefile.inc
parent64285775a05bd00cd3e7d606f92ab4bad0149979 (diff)
downloadcoreboot-c274be5fc4a608f7de1dfa7c28a0db4412855da1.tar.xz
x4x/i82801jx: Use common code for early SMBus
The early SMBus code for this chipset was not checking the vendor ID before. It is assumed that adding this check does not pose a problem. Change-Id: I0c36c8cd8aca8db860b1edafd29d4f2dbaa2c822 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42003 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82801jx/Makefile.inc')
-rw-r--r--src/southbridge/intel/i82801jx/Makefile.inc1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801jx/Makefile.inc b/src/southbridge/intel/i82801jx/Makefile.inc
index 8edbf4f8a2..0bc3b009a3 100644
--- a/src/southbridge/intel/i82801jx/Makefile.inc
+++ b/src/southbridge/intel/i82801jx/Makefile.inc
@@ -6,7 +6,6 @@ bootblock-y += bootblock.c
bootblock-y += early_init.c
romstage-y += early_init.c
-romstage-y += early_smbus.c
ramstage-y += fadt.c
ramstage-y += hdaudio.c