summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82870
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-13 00:17:43 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-07-20 13:23:13 +0000
commit79572e4f32f844f60338d1aafdba6b94f4111a5c (patch)
treeaf087e9ff1188b68fa81db4c813adb7b5fc42287 /src/southbridge/intel/i82870
parent3eb8dbaee2eac62438b6c5391c09979bcaed32b0 (diff)
downloadcoreboot-79572e4f32f844f60338d1aafdba6b94f4111a5c.tar.xz
src: Make HAVE_CF9_RESET set the FADT reset register
All supported x86 chips select HAVE_CF9_RESET, and also use 0xcf9 as reset register in FADT. How unsurprising. We might as well use that information to automatically fill in the FADT accordingly. So, do it. To avoid having x86-specific code under arch-agnostic `acpi/`, create a new optional `arch_fill_fadt` function, and override it for x86 systems. Tested on Asus P8Z77-V LX2 with Linux 5.7.6 and Windows 10 at the end of the patch train, both operating systems are able to boot successfully. Change-Id: Ib436b04aafd66c3ddfa205b870c1e95afb3e846d Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43389 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Diffstat (limited to 'src/southbridge/intel/i82870')
0 files changed, 0 insertions, 0 deletions