summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/ibexpeak/azalia.c
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-01-28 14:28:49 +0100
committerVladimir Serbinenko <phcoder@gmail.com>2014-02-17 00:58:45 +0100
commitd262a71957dcbe42e84e23aa4d3ca1c64bc10176 (patch)
tree61818f1d70e1637ffa093f71a6ea93dd44ae6a9c /src/southbridge/intel/ibexpeak/azalia.c
parent56ffa7268cb6b2cb43b6ca2a285bf13a292b4792 (diff)
downloadcoreboot-d262a71957dcbe42e84e23aa4d3ca1c64bc10176.tar.xz
ibexpeak/azalia: Remove C4-register extended init.
This sequence was derived from BD82X6X and on ibexpeak it inadvertently disables interrupts. In older kernels it wasn't a problem but in new kernel it makes codec probe fail. Change-Id: I40184ae8c4cfe758869af1a1565b88f0a238150e Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/5074 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/southbridge/intel/ibexpeak/azalia.c')
-rw-r--r--src/southbridge/intel/ibexpeak/azalia.c16
1 files changed, 0 insertions, 16 deletions
diff --git a/src/southbridge/intel/ibexpeak/azalia.c b/src/southbridge/intel/ibexpeak/azalia.c
index 0e3d365ae9..395832ba00 100644
--- a/src/southbridge/intel/ibexpeak/azalia.c
+++ b/src/southbridge/intel/ibexpeak/azalia.c
@@ -278,26 +278,10 @@ static void azalia_init(struct device *dev)
reg8 |= (1 << 6);
pci_write_config8(dev, 0x43, reg8);
- /* Additional programming steps */
- reg32 = pci_read_config32(dev, 0xc4);
- reg32 |= (1 << 13);
- pci_write_config32(dev, 0xc4, reg32);
-
- reg32 = pci_read_config32(dev, 0xc4);
- reg32 |= (1 << 10);
- pci_write_config32(dev, 0xc4, reg32);
-
reg32 = pci_read_config32(dev, 0xd0);
reg32 &= ~(1 << 31);
pci_write_config32(dev, 0xd0, reg32);
- if (dev->device == 0x1e20) {
- /* Additional step on Panther Point */
- reg32 = pci_read_config32(dev, 0xc4);
- reg32 |= (1 << 17);
- pci_write_config32(dev, 0xc4, reg32);
- }
-
/* Set Bus Master */
reg32 = pci_read_config32(dev, PCI_COMMAND);
pci_write_config32(dev, PCI_COMMAND, reg32 | PCI_COMMAND_MASTER);