summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/ibexpeak
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-02-24 13:43:39 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-04 15:43:30 +0000
commit79ccc6933284ca02d17d9e1eda9a531ce43e1f65 (patch)
tree49fe1b78916338575b1a6bec931e2fb885cc311a /src/southbridge/intel/ibexpeak
parentf3161df2eba8d61445372a9c732c61a1947064bd (diff)
downloadcoreboot-79ccc6933284ca02d17d9e1eda9a531ce43e1f65.tar.xz
src: capitalize 'PCIe'
Change-Id: I55bbb535372dc9af556b95ba162f02ffead2b9e2 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39101 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/ibexpeak')
-rw-r--r--src/southbridge/intel/ibexpeak/nvs.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/ibexpeak/nvs.h b/src/southbridge/intel/ibexpeak/nvs.h
index a95639894f..a0422f2bed 100644
--- a/src/southbridge/intel/ibexpeak/nvs.h
+++ b/src/southbridge/intel/ibexpeak/nvs.h
@@ -137,7 +137,7 @@ typedef struct global_nvs_t {
u8 pavp; /* 0xe9 - IGD PAVP data */
u8 rsvd12; /* 0xea - rsvd */
u8 oscc; /* 0xeb - PCIe OSC control */
- u8 npce; /* 0xec - native pcie support */
+ u8 npce; /* 0xec - native PCIe support */
u8 plfl; /* 0xed - platform flavor */
u8 brev; /* 0xee - board revision */
u8 dpbm; /* 0xef - digital port b mode */