summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-06-10 11:40:54 +0300
committerAaron Durbin <adurbin@google.com>2013-07-01 17:11:14 +0200
commit54c586c7e76d9e9ec75ccebaf1555b3fde6114e8 (patch)
tree64057a00ff889a06753f560138320201b6ccdde9 /src/southbridge/intel/lynxpoint/Makefile.inc
parentfb387dfb920f73abb144183b8a41dc917e2e32da (diff)
downloadcoreboot-54c586c7e76d9e9ec75ccebaf1555b3fde6114e8.tar.xz
usbdebug: Unify Intel southbridge builds
EHCI controller enable is identical on the affected chipsets. Change-Id: I91830b6f5144a70b158ec1ee40e9cba5fab3fbc9 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3424 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com> Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/Makefile.inc')
-rw-r--r--src/southbridge/intel/lynxpoint/Makefile.inc1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/lynxpoint/Makefile.inc b/src/southbridge/intel/lynxpoint/Makefile.inc
index 8e65d55a0d..f1a82fbd66 100644
--- a/src/southbridge/intel/lynxpoint/Makefile.inc
+++ b/src/southbridge/intel/lynxpoint/Makefile.inc
@@ -50,7 +50,6 @@ smm-$(CONFIG_HAVE_SMI_HANDLER) += smihandler.c me_9.x.c finalize.c pch.c
smm-$(CONFIG_HAVE_SMI_HANDLER) += pmutil.c
romstage-y += early_usb.c early_smbus.c early_me.c me_status.c early_pch.c
-romstage-$(CONFIG_USBDEBUG) += usb_debug.c
romstage-y += reset.c early_spi.c rcba.c
ifeq ($(CONFIG_INTEL_LYNXPOINT_LP),y)