summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/acpi/pch.asl
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-25 18:45:45 +0100
committerAngel Pons <th3fanbus@gmail.com>2020-11-04 23:21:36 +0000
commitb0d342028ddbc47e8b21d43d47c48be3066c350a (patch)
tree7f00fc7ec10269a23d56ebe75ec913e44afc5ce6 /src/southbridge/intel/lynxpoint/acpi/pch.asl
parentaacabd0bd634f53d43cc5bde8ae4170d7b47144b (diff)
downloadcoreboot-b0d342028ddbc47e8b21d43d47c48be3066c350a.tar.xz
sb/intel/lynxpoint/acpi: Put together LP GPIO code
Rename `lpt_lp.asl` and place all Lynxpoint-LP GPIO ASL there. It has been named `gpio.asl` to ease diffs between Lynxpoint and Broadwell. Tested with BUILD_TIMELESS=1, Google Panther does not change. Change-Id: I7cc4ab3371014be783761f110542471a8c0157a3 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46774 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/acpi/pch.asl')
-rw-r--r--src/southbridge/intel/lynxpoint/acpi/pch.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/lynxpoint/acpi/pch.asl b/src/southbridge/intel/lynxpoint/acpi/pch.asl
index bace058387..5ac83a4ae7 100644
--- a/src/southbridge/intel/lynxpoint/acpi/pch.asl
+++ b/src/southbridge/intel/lynxpoint/acpi/pch.asl
@@ -76,7 +76,7 @@ Scope (\)
// Serial IO
#if CONFIG(INTEL_LYNXPOINT_LP)
#include "serialio.asl"
-#include "lpt_lp.asl"
+#include "gpio.asl"
#endif
Method (_OSC, 4)