summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/smi.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-06 12:07:21 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-09 10:50:12 +0000
commitbe5317f6d0084b1997ff7342fbf5a5af3eecd950 (patch)
treed5efa36c5a5ba1a0141663c6a4b0737fe8879eec /src/southbridge/intel/lynxpoint/smi.c
parent9dd1a12f9c3199fe9f678a4997bb163a1eb1bb96 (diff)
downloadcoreboot-be5317f6d0084b1997ff7342fbf5a5af3eecd950.tar.xz
ELOG: Avoid some preprocessor use
Change-Id: I8daf8868af2e8c2b07b0dda0eeaf863f2f550c59 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36648 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/smi.c')
-rw-r--r--src/southbridge/intel/lynxpoint/smi.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/southbridge/intel/lynxpoint/smi.c b/src/southbridge/intel/lynxpoint/smi.c
index 4fb00b507a..e5c390ef50 100644
--- a/src/southbridge/intel/lynxpoint/smi.c
+++ b/src/southbridge/intel/lynxpoint/smi.c
@@ -29,10 +29,10 @@ void smm_southbridge_clear_state(void)
{
u32 smi_en;
-#if CONFIG(ELOG)
/* Log events from chipset before clearing */
- pch_log_state();
-#endif
+ if (CONFIG(ELOG))
+ pch_log_state();
+
printk(BIOS_DEBUG, "Initializing Southbridge SMI...");
printk(BIOS_SPEW, " ... pmbase = 0x%04x\n", get_pmbase());