summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2017-07-03 21:48:52 +0200
committerWerner Zeh <werner.zeh@siemens.com>2017-07-06 08:49:44 +0000
commitccd233b4bc6c505b01f2e93dc7a9d9bb128d8b3e (patch)
treec0dc57c9c131efe2228715eda2f72752dfd189a0 /src/southbridge/intel
parent9858796a1b3f755ee9f63d9864fe48595022f4ed (diff)
downloadcoreboot-ccd233b4bc6c505b01f2e93dc7a9d9bb128d8b3e.tar.xz
sb/intel/i82870: Add whitespace around '<<'
Change-Id: Ic8b0e6404a3f90312f7d2d3b6c367b0a1d9ec6e2 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/20460 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/i82870/ioapic.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/southbridge/intel/i82870/ioapic.c b/src/southbridge/intel/i82870/ioapic.c
index a02a2afde6..da7da5e8c6 100644
--- a/src/southbridge/intel/i82870/ioapic.c
+++ b/src/southbridge/intel/i82870/ioapic.c
@@ -68,9 +68,9 @@ static void p64h2_ioapic_init(device_t dev)
apic_id <<= 24; // Convert ID to bitmask
*pIndexRegister = 0; // Select APIC ID register
- *pWindowRegister = (*pWindowRegister & ~(0xF<<24)) | apic_id; // Set the ID
+ *pWindowRegister = (*pWindowRegister & ~(0x0f << 24)) | apic_id; // Set the ID
- if ((*pWindowRegister & (0xF<<24)) != apic_id)
+ if ((*pWindowRegister & (0x0f << 24)) != apic_id)
die("p64h2_ioapic_init failed");
*pIndexRegister = 3; // Select Boot Configuration register