summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2013-08-13 11:18:42 -0700
committerPatrick Georgi <patrick@georgi-clan.de>2013-12-21 12:02:56 +0100
commit190688c65f7c128f2dace3b600d1c0f2e56723ee (patch)
treec036183eede3d36fc195434c566d40ef13e8648a /src/southbridge/intel
parent8818b9d0d416b42f6d88307a93cf98825f1413da (diff)
downloadcoreboot-190688c65f7c128f2dace3b600d1c0f2e56723ee.tar.xz
haswell: add option to change DqPinsInterleaved
Some mainboards will need to have this set. Signed-off-by: Stefan Reinauer <reinauer@google.com> Change-Id: I4732a9af822a60b5050d03d2ac4bb7cbd6c723d0 Reviewed-on: https://gerrit.chromium.org/gerrit/65722 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: Stefan Reinauer <reinauer@google.com> Commit-Queue: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/4474 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions