summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorVagiz Trakhanov <rakkin@autistici.org>2017-09-28 14:54:52 +0000
committerNico Huber <nico.h@gmx.de>2017-10-19 15:07:16 +0000
commit216ad2170ca893e7500c9b8dafa47c8c5fddbf2f (patch)
tree4ae8129f50f6c8330852a3d393115ffae8225855 /src/southbridge/intel
parent771be480a67281022d92eed9f82367cf2d8efbdf (diff)
downloadcoreboot-216ad2170ca893e7500c9b8dafa47c8c5fddbf2f.tar.xz
sb/intel/bd82x6x: Add new USB currents
These currents were found on Gigabyte GA-Z77-DS3H with vendor bios. Change-Id: I547c4ab3a2ce507d013ed527ab81291a916ce9b5 Signed-off-by: Vagiz Tarkhanov <rakkin@autistici.org> Reviewed-on: https://review.coreboot.org/21845 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/bd82x6x/early_usb.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/southbridge/intel/bd82x6x/early_usb.c b/src/southbridge/intel/bd82x6x/early_usb.c
index 339a835674..a036858d04 100644
--- a/src/southbridge/intel/bd82x6x/early_usb.c
+++ b/src/southbridge/intel/bd82x6x/early_usb.c
@@ -29,7 +29,9 @@ early_usb_init (const struct southbridge_usb_port *portmap)
/* 3560 */ 0x024c8001, 0x000024a3, 0x00040002, 0x01000050,
/* 3570 */ 0x02000772, 0x16000f9f, 0x1800ff4f, 0x0001d630,
};
- const u32 currents[] = { 0x20000153, 0x20000f57, 0x2000055b, 0x20000f51, 0x2000094a, 0x2000035f };
+ const u32 currents[] = { 0x20000153, 0x20000f57, 0x2000055b, 0x20000f51,
+ 0x2000094a, 0x2000035f, 0x20000f53, 0x20000357,
+ 0x20000353 };
int i;
/* Activate PMBAR. */
pci_write_config32(PCI_DEV(0, 0x1f, 0), PMBASE, DEFAULT_PMBASE | 1);