summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorDavid Hendricks <dhendrix@chromium.org>2013-04-25 18:00:58 -0700
committerDavid Hendricks <dhendrix@chromium.org>2013-04-26 08:50:11 +0200
commitdfad17de0293a56f68626ce47bfc14300f15e15c (patch)
treec8fa31438f0d81c0d5c5f1ed49f03452a7b88a40 /src/southbridge/intel
parent64a69e8e4d942b08732e77fb82b0ea364eb2f398 (diff)
downloadcoreboot-dfad17de0293a56f68626ce47bfc14300f15e15c.tar.xz
exynos5250: uncomment $(INTERMEDIATE)
This makes the intermediate rule visible so BL1 gets automatically placed in the final image. Change-Id: Iffb0268e5bbcbe135f2d39863ed64fa302409a22 Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/3141 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions