summaryrefslogtreecommitdiff
path: root/src/southbridge/nvidia/ck804/sata.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-10-05 22:17:30 +0200
committerMartin Roth <martinroth@google.com>2016-10-11 23:33:23 +0200
commit49a7c37de95531eb2f8037542806ec56240388be (patch)
tree10dca0b6e05329afe2e5f2b531087141d27f1fd7 /src/southbridge/nvidia/ck804/sata.c
parent571fb1fb4432d7e1e18ef610adbca6971e01573d (diff)
downloadcoreboot-49a7c37de95531eb2f8037542806ec56240388be.tar.xz
southbridge/nvidia: Remove commented code
Change-Id: Ice4a5cae1a289852895012bb55035707b54cefb5 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16899 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge/nvidia/ck804/sata.c')
-rw-r--r--src/southbridge/nvidia/ck804/sata.c35
1 files changed, 0 insertions, 35 deletions
diff --git a/src/southbridge/nvidia/ck804/sata.c b/src/southbridge/nvidia/ck804/sata.c
index b67cf28aba..c5dc56e83e 100644
--- a/src/southbridge/nvidia/ck804/sata.c
+++ b/src/southbridge/nvidia/ck804/sata.c
@@ -51,13 +51,6 @@ static void sata_com_reset(struct device *dev, unsigned reset)
*(base + 8) = dword;
*(base + 0x48) = dword;
-#if 0
- udelay(1000);
- dword &= ~(0xf);
- *(base + 8) = dword;
- *(base + 0x48) = dword;
-#endif
-
if (reset)
return;
@@ -109,17 +102,6 @@ static void sata_init(struct device *dev)
dword |= (1 << 1);
printk(BIOS_DEBUG, "SATA P\n");
}
-#if 0
- /* Write back */
- dword |= (1 << 12);
- dword |= (1 << 14);
-#endif
-
-#if 0
- /* ADMA */
- dword |= (1 << 16);
- dword |= (1 << 17);
-#endif
#if 1
/* DO NOT relay OK and PAGE_FRNDLY_DTXFR_CNT. */
@@ -128,23 +110,6 @@ static void sata_init(struct device *dev)
#endif
pci_write_config32(dev, 0x50, dword);
-#if 0
- /* SLUMBER_DURING_D3 */
- dword = pci_read_config32(dev, 0x7c);
- dword &= ~(1 << 4);
- pci_write_config32(dev, 0x7c, dword);
-
- dword = pci_read_config32(dev, 0xd0);
- dword &= ~(0xff << 24);
- dword |= (0x68 << 24);
- pci_write_config32(dev, 0xd0, dword);
-
- dword = pci_read_config32(dev, 0xe0);
- dword &= ~(0xff << 24);
- dword |= (0x68 << 24);
- pci_write_config32(dev, 0xe0, dword);
-#endif
-
dword = pci_read_config32(dev, 0xf8);
dword |= 2;
pci_write_config32(dev, 0xf8, dword);