summaryrefslogtreecommitdiff
path: root/src/southbridge/nvidia
diff options
context:
space:
mode:
authorJonathan Kollasch <jakllsch@kollasch.net>2011-05-22 15:39:25 +0000
committerJonathan A. Kollasch <jakllsch@kollasch.net>2011-05-22 15:39:25 +0000
commit6409a2258628487cf9061a4335b30ce1f27c8afd (patch)
tree61757d09f38cd0e9bfe42de2cd6d89f73bef70b9 /src/southbridge/nvidia
parent40ad842ade3d3b4178b26034b00a06162fd5e5ab (diff)
downloadcoreboot-6409a2258628487cf9061a4335b30ce1f27c8afd.tar.xz
Ensure ck804 romstrap is 16-byte aligned.
This alignment seems to be necessary for the chip to recognize it. Signed-off-by: Jonathan Kollasch <jakllsch@kollasch.net> Acked-by: Jonathan Kollasch <jakllsch@kollasch.net> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6608 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/nvidia')
-rw-r--r--src/southbridge/nvidia/ck804/romstrap.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/southbridge/nvidia/ck804/romstrap.inc b/src/southbridge/nvidia/ck804/romstrap.inc
index 29ad5ad5b9..17cc81e00b 100644
--- a/src/southbridge/nvidia/ck804/romstrap.inc
+++ b/src/southbridge/nvidia/ck804/romstrap.inc
@@ -21,6 +21,7 @@
.section ".romstrap", "a", @progbits
+ .align 4
.globl __romstrap_start
__romstrap_start:
rstables: