summaryrefslogtreecommitdiff
path: root/src/southbridge/ricoh/rl5c476
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-11-28 12:07:19 +0100
committerDuncan Laurie <dlaurie@chromium.org>2018-11-30 21:51:51 +0000
commit8afc1352f01bc96c2afdb9979fc9dbcdb19693e2 (patch)
tree6d984d362b893acfd16fb1d8ba94ec4ff2a182a2 /src/southbridge/ricoh/rl5c476
parent46551573b48f225e1be230786f48e1c95d1c4287 (diff)
downloadcoreboot-8afc1352f01bc96c2afdb9979fc9dbcdb19693e2.tar.xz
soc/intel/skylake: Rework acpi/cpu.asl
Use acpigen_write_processor_cnot to implement notifications to the CPU. Change-Id: I182585fd09e4ce848c860d00eb612e8f5fdde35e Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/29884 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/ricoh/rl5c476')
0 files changed, 0 insertions, 0 deletions