summaryrefslogtreecommitdiff
path: root/src/southbridge/ricoh
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-16 01:07:18 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-10-22 20:01:54 +0000
commit8f7e2a3add50f53361704a0e16466dd4c91e2416 (patch)
treea67e4e54257b3c6fc39ed1f9c8b2e1e9311d2f16 /src/southbridge/ricoh
parent08de7d6bbd69758db9b0840213590a18933aa185 (diff)
downloadcoreboot-8f7e2a3add50f53361704a0e16466dd4c91e2416.tar.xz
sec/intel/txt/ramstage.c: Extract heap init into a function
Heap initialization is self-contained, so place it into a separate function. Also, do it after the MSEG registers have been written, so that all register writes are grouped together. This has no impact. Change-Id: Id108f4cfcd2896d881d9ba267888f7ed5dd984fa Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46494 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge/ricoh')
0 files changed, 0 insertions, 0 deletions