diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2016-10-15 23:29:18 +0200 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-10-19 17:04:10 +0200 |
| commit | e1897616038f78015633134fc38e351c33a46975 (patch) | |
| tree | b6259a84489d76e54b7d87daf7b5834fc001dc68 /src/southbridge/via | |
| parent | 3baa7e707388306d81beac7cc34634e4d831da6d (diff) | |
| download | coreboot-e1897616038f78015633134fc38e351c33a46975.tar.xz | |
nb/i945/raminit: Add fix for 1067MHz FSB CPUs
Previously the 945gc raminit only worked for 533MHz FSB CPUs.
This extends the tRD_Mclks in drt0_table for other FSB speeds. The values are
taken from the vendor bios of Gigabyte ga-945gcm-s2l.
The result is that 1067MHz FSB CPUs now boot without problems.
800MHz FSB cpus still don't get past romstage.
Change-Id: I13a6b97d2e580512155edf66c48405a153121957
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/17034
Tested-by: build bot (Jenkins)
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/via')
0 files changed, 0 insertions, 0 deletions