summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-01-31 20:53:10 +0100
committerFelix Held <felix-coreboot@felixheld.de>2019-02-04 11:20:28 +0000
commit2b2325ef87ce57a1e53ad4bfc757854a36cf638e (patch)
tree98aa88ff3df4ec2deb78457056c24bb3246dad40 /src/southbridge
parentcff6a1df3bacb9cd336c01c4ca5fe33ecd61dc80 (diff)
downloadcoreboot-2b2325ef87ce57a1e53ad4bfc757854a36cf638e.tar.xz
superio/winbond/w83627ehg: Correct CR 0x2a comment
Register 0x2a [Bit 1] is a PIN89, PIN90 function select for i2c Change-Id: I9231a68ec7e9a3130a6b6975544bf89ab09cb3e6 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/31185 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions