diff options
author | Timothy Pearson <tpearson@raptorengineeringinc.com> | 2015-10-30 14:46:18 -0500 |
---|---|---|
committer | Ronald G. Minnich <rminnich@gmail.com> | 2015-10-31 22:11:04 +0100 |
commit | 0746452a267c228d396a6a1faec3e9966e232e32 (patch) | |
tree | 23465cd011f63e660647608ef2dabb57104d2ae1 /src/southbridge | |
parent | 3c47e8a782c21e6d987f670713242397ec01b82a (diff) | |
download | coreboot-0746452a267c228d396a6a1faec3e9966e232e32.tar.xz |
southbridge/amd/sb700: Remove acpi_get_sleep_type for early CBMEM
The acpi_get_sleep_type function in SB700 ramstage is only needed
for boards / CPUs that require late CBMEM initialization.
Providing this function in early CBMEM-compatible boards breaks
building of the ACPI S3 code due to multiple definitions of
acpi_get_sleep_type.
Change-Id: Ieebc2640a586812e3e2bfd410987205d64147314
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/12267
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge')
-rw-r--r-- | src/southbridge/amd/sb700/lpc.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/amd/sb700/lpc.c b/src/southbridge/amd/sb700/lpc.c index bc99c1c71a..a71fe1fcf8 100644 --- a/src/southbridge/amd/sb700/lpc.c +++ b/src/southbridge/amd/sb700/lpc.c @@ -83,13 +83,13 @@ static void lpc_init(device_t dev) cmos_check_update_date(); } +#if IS_ENABLED(CONFIG_LATE_CBMEM_INIT) int acpi_get_sleep_type(void) { u16 tmp = inw(ACPI_PM1_CNT_BLK); return ((tmp & (7 << 10)) >> 10); } -#if IS_ENABLED(CONFIG_LATE_CBMEM_INIT) void backup_top_of_ram(uint64_t ramtop) { u32 dword = (u32) ramtop; |