summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorYork Yang <york.yang@intel.com>2015-01-05 10:04:45 -0700
committerMartin Roth <gaumless@gmail.com>2015-01-31 23:09:26 +0100
commite1e11e63afab8e461ac7e6466c9a7f9f47a10702 (patch)
tree4f9587be74905d98c8f2ab071acbb8369613b687 /src/southbridge
parent9cd155334baa28331f2cf2e6e7bf57c912d7a731 (diff)
downloadcoreboot-e1e11e63afab8e461ac7e6466c9a7f9f47a10702.tar.xz
intel/rangeley: Update UPD_DATA_REGION to support POST-GOLD 2 FSP
Rangeley POST-GOLD 2 FSP added PCIe ports de-emphasis configuration by UPD input. Update UPD_DATA_REGION structure for matching up this FSP change. PcdCustomerRevision is a debugging aid that will be output to debug message in FSP. When needed, it can be customized by BCT tool for tracking BCT configurations. Change-Id: I6d4138c9d8bbb9c89f24c77f976dbc760d626a9b Signed-off-by: York Yang <york.yang@intel.com> Reviewed-on: http://review.coreboot.org/8107 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <gaumless@gmail.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions