summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-20 07:20:50 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-21 15:36:00 +0200
commit150f476c966eb09eeb2c4c57769415f7cc15b768 (patch)
tree3071f353e6f3507aa0188d60abc71cb507d5ec0a /src/southbridge
parenta877b74a79028cef9a6a50a40c6d895de5c88fbd (diff)
downloadcoreboot-150f476c966eb09eeb2c4c57769415f7cc15b768.tar.xz
timestamp: Drop duplicate TS_END_ROMSTAGE entries
This entry gets added in run_ramstage(). Change-Id: I18cda4ead3614c6d07c3269cbee53e6def6408c7 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15755 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/fsp_i89xx/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/intel/fsp_i89xx/romstage.c b/src/southbridge/intel/fsp_i89xx/romstage.c
index 5bcc8fa794..f20d73d567 100644
--- a/src/southbridge/intel/fsp_i89xx/romstage.c
+++ b/src/southbridge/intel/fsp_i89xx/romstage.c
@@ -212,8 +212,6 @@ void romstage_main_continue(EFI_STATUS status, VOID *HobListPtr) {
*(uint32_t*)cbmem_hob_ptr = (uint32_t)HobListPtr;
post_code(0x4f);
- timestamp_add_now(TS_END_ROMSTAGE);
-
run_ramstage();
}