summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorDamien Zammit <damien@zamaudio.com>2016-01-16 02:52:53 +1100
committerNico Huber <nico.h@gmx.de>2016-01-20 19:16:40 +0100
commit1533f13d4332cd80437340c83d9cc800bb2aae11 (patch)
tree42350e1102ef9cfa00cd51f3469510575ac8ab47 /src/southbridge
parent19bb1391bffac43332f7cc15e912b71a50c49f36 (diff)
downloadcoreboot-1533f13d4332cd80437340c83d9cc800bb2aae11.tar.xz
sb/intel/i82801gx: Clean up sata.c
This tidies up the setting of the PCS register. An assumption is made that bit 4 of this register is read-only, which according to the ICH7 datasheet, it is. Change-Id: Ia9b7d38a87e26236f6ebc951c169cae12b13139f Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/13015 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/i82801gx/sata.c16
1 files changed, 5 insertions, 11 deletions
diff --git a/src/southbridge/intel/i82801gx/sata.c b/src/southbridge/intel/i82801gx/sata.c
index f4eabe5f45..9cb6f39c16 100644
--- a/src/southbridge/intel/i82801gx/sata.c
+++ b/src/southbridge/intel/i82801gx/sata.c
@@ -116,8 +116,8 @@ static void sata_init(struct device *dev)
/* Combine IDE - SATA configuration */
pci_write_config8(dev, SATA_MAP, 0x02);
- /* Port 0 & 1 enable */
- pci_write_config8(dev, SATA_PCS, 0x0f);
+ /* Restrict ports - 0 and 2 only available */
+ ports &= 0x5;
} else if(config->sata_ahci) {
printk(BIOS_DEBUG, "SATA controller in AHCI mode.\n");
/* Allow both Legacy and Native mode */
@@ -127,12 +127,6 @@ static void sata_init(struct device *dev)
/* Interrupt Pin is set by D31IP.PIP */
pci_write_config8(dev, INTR_LN, 0x0a);
- /* In ACHI mode, bit[3:0] must always be set
- * (Port status is controlled through AHCI BAR)
- * Different settings for different controller models.
- */
- pci_write_config8(dev, SATA_PCS, ports);
-
ahci_bar = (u32 *)(pci_read_config32(dev, 0x27) & ~0x3ff);
ahci_bar[3] = config->sata_ports_implemented;
} else {
@@ -172,11 +166,11 @@ static void sata_init(struct device *dev)
/* Set IDE I/O Configuration */
reg32 = SIG_MODE_PRI_NORMAL | FAST_PCB1 | FAST_PCB0 | PCB1 | PCB0;
pci_write_config32(dev, IDE_CONFIG, reg32);
-
- /* Port 0 & 1 enable XXX */
- pci_write_config8(dev, SATA_PCS, 0x15);
}
+ /* Set port control */
+ pci_write_config8(dev, SATA_PCS, ports);
+
/* Enable clock gating for unused ports and set initialization reg */
pci_write_config32(dev, SATA_IR, SIF3(ports) | SIF2 | SIF1 | SCRE);