summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-12-27 14:46:32 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2013-12-29 19:45:41 +0100
commit239c3d32f0e83685940cf1e15f1fb31747016e55 (patch)
tree7ec2a9be4d61b3988beba10df4e7411609405338 /src/southbridge
parent1709453bad5560b03e6d46aedc834e476074b658 (diff)
downloadcoreboot-239c3d32f0e83685940cf1e15f1fb31747016e55.tar.xz
AMD fam10: Drop RAMINIT_SYSINFO
AMD fam10 raminit cannot be built without RAMINIT_SYSINFO, this is not a true option but copy-paste remainder from AMD K8. Change-Id: Id8edc112f3bacebd1732304ac9ee6e77cc6263b7 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/4581 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/amd/cimx/sb700/early.c2
-rw-r--r--src/southbridge/amd/cimx/sb700/sb_cimx.h2
-rw-r--r--src/southbridge/amd/cimx/sb800/early.c3
-rw-r--r--src/southbridge/amd/cimx/sb800/sb_cimx.h2
4 files changed, 0 insertions, 9 deletions
diff --git a/src/southbridge/amd/cimx/sb700/early.c b/src/southbridge/amd/cimx/sb700/early.c
index 13c6379def..82c395b288 100644
--- a/src/southbridge/amd/cimx/sb700/early.c
+++ b/src/southbridge/amd/cimx/sb700/early.c
@@ -27,7 +27,6 @@
#include <console/loglevel.h>
#include "smbus.h"
-#if CONFIG_RAMINIT_SYSINFO
/**
* @brief Get SouthBridge device number
* @param[in] bus target bus number
@@ -45,7 +44,6 @@ u32 get_sbdn(u32 bus)
printk(BIOS_SPEW, "SB700 - Early.c - %s - End.\n", __func__);
return (dev >> 15) & 0x1f;
}
-#endif
/**
* @brief Enable A-Link Express Configuration DMA Access.
diff --git a/src/southbridge/amd/cimx/sb700/sb_cimx.h b/src/southbridge/amd/cimx/sb700/sb_cimx.h
index d91cc515a3..ebfaca895d 100644
--- a/src/southbridge/amd/cimx/sb700/sb_cimx.h
+++ b/src/southbridge/amd/cimx/sb700/sb_cimx.h
@@ -40,7 +40,6 @@ void sb_Late_Post(void);
void sb7xx_51xx_enable_wideio(u8 wio_index, u16 base);
void sb7xx_51xx_disable_wideio(u8 wio_index);
-#if CONFIG_RAMINIT_SYSINFO
/**
* @brief Get SouthBridge device number, called by finalize_node_setup()
* @param[in] bus target bus number
@@ -48,4 +47,3 @@ void sb7xx_51xx_disable_wideio(u8 wio_index);
*/
u32 get_sbdn(u32 bus);
#endif
-#endif
diff --git a/src/southbridge/amd/cimx/sb800/early.c b/src/southbridge/amd/cimx/sb800/early.c
index 83087f5527..40648edfb8 100644
--- a/src/southbridge/amd/cimx/sb800/early.c
+++ b/src/southbridge/amd/cimx/sb800/early.c
@@ -26,7 +26,6 @@
#include "cfg.h" /*sb800_cimx_config*/
#include "cbmem.h"
-#if CONFIG_RAMINIT_SYSINFO
/**
* @brief Get SouthBridge device number
* @param[in] bus target bus number
@@ -45,8 +44,6 @@ u32 get_sbdn(u32 bus)
printk(BIOS_DEBUG, "SB800 - %s - %s - End.\n", __FILE__, __func__);
return (dev >> 15) & 0x1f;
}
-#endif
-
/**
* @brief South Bridge CIMx romstage entry,
diff --git a/src/southbridge/amd/cimx/sb800/sb_cimx.h b/src/southbridge/amd/cimx/sb800/sb_cimx.h
index 3bec5d8fd3..6267e1c55a 100644
--- a/src/southbridge/amd/cimx/sb800/sb_cimx.h
+++ b/src/southbridge/amd/cimx/sb800/sb_cimx.h
@@ -40,7 +40,6 @@ int acpi_is_wakeup_early(void);
*/
void sb800_clk_output_48Mhz(void);
-#if CONFIG_RAMINIT_SYSINFO
/**
* @brief Get SouthBridge device number, called by finalize_node_setup()
* @param[in] bus target bus number
@@ -48,4 +47,3 @@ void sb800_clk_output_48Mhz(void);
*/
u32 get_sbdn(u32 bus);
#endif
-#endif