summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorJacob Garber <jgarber1@ualberta.ca>2019-06-24 16:37:45 -0600
committerMartin Roth <martinroth@google.com>2019-06-28 19:21:42 +0000
commit8a443b9aded5a2e78871484b80c09a94bf54708d (patch)
tree1dc0e2c3154c1ff05f618463212af274c21f6c26 /src/southbridge
parent09bf63eacf5ae3cf3d8d1937bff1e69bf10f73d7 (diff)
downloadcoreboot-8a443b9aded5a2e78871484b80c09a94bf54708d.tar.xz
sb/amd/rs780: Remove dead assignment
We return immediately after, so this assignment can be removed. Change-Id: I2a317ada0132a40b623402055b3b995bde80ddf5 Signed-off-by: Jacob Garber <jgarber1@ualberta.ca> Found-by: scan-build 8.0.0 Reviewed-on: https://review.coreboot.org/c/coreboot/+/33773 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/amd/rs780/cmn.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/amd/rs780/cmn.c b/src/southbridge/amd/rs780/cmn.c
index 17ca98079a..1520748796 100644
--- a/src/southbridge/amd/rs780/cmn.c
+++ b/src/southbridge/amd/rs780/cmn.c
@@ -263,7 +263,6 @@ u8 PcieTrainPort(struct device *nb_dev, struct device *dev, u32 port)
gfx_gpp_sb_sel = PCIE_CORE_INDEX_GPP;
break;
default:
- gfx_gpp_sb_sel = -1;
return 0;
}