summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-08-10 13:37:31 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-08-12 10:55:49 +0000
commit05a8c0aa690c6d66c09ef7dd891998cab492bdc0 (patch)
tree63c38d573de1ee5f946a0247a2b5f50118e4fc15 /src/southbridge
parentc5b22c8097bc9f560c39e468ec8cd067030b85f3 (diff)
downloadcoreboot-05a8c0aa690c6d66c09ef7dd891998cab492bdc0.tar.xz
sb/intel/i82801jx/early_init.c: Drop double blank line
Change-Id: Ia37c5feb5a61793c10496a2d9cabb7661aa758b4 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44332 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Michael Niewöhner
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/i82801jx/early_init.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801jx/early_init.c b/src/southbridge/intel/i82801jx/early_init.c
index bfc5ca9b10..771460955c 100644
--- a/src/southbridge/intel/i82801jx/early_init.c
+++ b/src/southbridge/intel/i82801jx/early_init.c
@@ -34,7 +34,6 @@ void i82801jx_lpc_setup(void)
| GAMEL_LPC_EN | FDD_LPC_EN | LPT_LPC_EN
| COMB_LPC_EN | COMA_LPC_EN);
-
/* Set up generic decode ranges */
if (!dev || !dev->chip_info)
return;