summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authornick_xr_chen <nick_xr_chen@wistron.corp-partner.google.com>2020-08-20 16:43:55 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-09-09 13:37:41 +0000
commit44097e21cc3dcb81690de68bbcda2b194ac427fe (patch)
tree7f860c49f25cfc642479dbf3c84f7071180a2fce /src/southbridge
parent404a42bb3a7688274a3127f1b3873eee5a8808ad (diff)
downloadcoreboot-44097e21cc3dcb81690de68bbcda2b194ac427fe.tar.xz
mb/google/volteer/variants/eldrid: add memory.c for ddr4 support
Add new memory.c to support DDR4 memory types. Use the new meminit_ddr() and variant_memory_sku() for eldrid variant code on memory.c The initial settings override the baseboard from volteer and fine tune gpio.c and overridetree.cb on eldrid's configuration. BUG=b:161772961 TEST='emerge-volteer coreboot chromeos-bootimage' and verify that Eldrid can boots. NOTE that tests the ddr4 side of the implementation. Change-Id: I2c7b30093a8d85bac5aba5b83768af5eb36c4f70 Signed-off-by: Nick Chen <nick_xr_chen@wistron.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44632 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Caveh Jalali <caveh@chromium.org>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions