diff options
author | Patrick Rudolph <patrick.rudolph@9elements.com> | 2019-05-28 11:29:29 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-09-06 15:31:06 +0000 |
commit | c162131d00c7f3b8827f9dd08754497c36884123 (patch) | |
tree | ea84390a3a310920a4231ee11d29c380d3028828 /src/superio/common/chip.h | |
parent | 6b2a54030fe1821a9e7360d3da668e1a710fada0 (diff) | |
download | coreboot-c162131d00c7f3b8827f9dd08754497c36884123.tar.xz |
superio/common: Add ssdtgen for generic SuperIOs
Add a generic SuperIO ACPI generator, dropping the need to include
additional code in DSDT for SuperIO.
It generates a device HID based on the decoded I/O range.
Tested on Supermicro X11SSH-TF using AST2400.
The SSDT contains no errors and all devices are present.
Possible TODOs:
* Add "enter config" and "exit config" bytes
* Generate support methods to enter and exit config mode
* Generate support methods to query, change or disable current
resource settings on specific LDNs
Change-Id: I2716ae0580d68e5d4fcc484cb1648a2cdc1f4ca0
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33033
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/superio/common/chip.h')
-rw-r--r-- | src/superio/common/chip.h | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/src/superio/common/chip.h b/src/superio/common/chip.h new file mode 100644 index 0000000000..fd618c54ce --- /dev/null +++ b/src/superio/common/chip.h @@ -0,0 +1,21 @@ +/* + * This file is part of the coreboot project. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef __SUPERIO_COMMON_CHIP_H__ +#define __SUPERIO_COMMON_CHIP_H__ + +struct superio_common_config { + /* FIXME: Add enter conf/exit conf codes here for SSDT generation */ +}; + +#endif /* __SUPERIO_COMMON_CHIP_H__ */ |