diff options
| author | Uwe Hermann <uwe@hermann-uwe.de> | 2010-11-10 00:08:42 +0000 |
|---|---|---|
| committer | Uwe Hermann <uwe@hermann-uwe.de> | 2010-11-10 00:08:42 +0000 |
| commit | f228a6cf93f662c3d178198aa9f8ff4d129227b3 (patch) | |
| tree | 659221c88df3706ef77f9693115cd361d3b70571 /src/superio/ite/it8661f/it8661f.h | |
| parent | c29246739af6faa56ceba4e912968464cbc9f4de (diff) | |
| download | coreboot-f228a6cf93f662c3d178198aa9f8ff4d129227b3.tar.xz | |
ITE IT8661F changes to match the common code structure.
- it8661f_enable_serial() is now in the usual format, using pnp_* functions.
- Factor out pnp_enter_ext_func_mode()/pnp_exit_ext_func_mode().
- Factor out it8661f_set_clkin() to set the CLKIN to 24/48MHz.
- Factor out it8661f_enable_logical_devices(), might not be needed though.
We leave it here until it's confirmed on hardware that it's not needed.
- Move some #defines to it8661f.h.
- Drop no longer used it8661f_sio_write().
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6053 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/superio/ite/it8661f/it8661f.h')
| -rw-r--r-- | src/superio/ite/it8661f/it8661f.h | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/src/superio/ite/it8661f/it8661f.h b/src/superio/ite/it8661f/it8661f.h index ecc9473a6e..ee9bf10755 100644 --- a/src/superio/ite/it8661f/it8661f.h +++ b/src/superio/ite/it8661f/it8661f.h @@ -23,6 +23,7 @@ /* Datasheet: http://www.ite.com.tw/product_info/PC/Brief-IT8661_2.asp */ +/* Logical device numbers (LDNs). */ #define IT8661F_FDC 0x00 /* Floppy */ #define IT8661F_SP1 0x01 /* Com1 */ #define IT8661F_SP2 0x02 /* Com2 */ @@ -30,4 +31,25 @@ #define IT8661F_IR 0x04 /* IR */ #define IT8661F_GPIO 0x05 /* GPIO & Alternate Function Configuration */ +/* Register and bit definitions. */ +#define IT8661F_REG_CC 0x02 /* Configure Control (write-only). */ +#define IT8661F_REG_LDE 0x23 /* PnP Logical Device Enable. */ +#define IT8661F_REG_SWSUSP 0x24 /* Software Suspend + Clock Select. */ + +#define IT8661F_ISA_PNP_PORT 0x0279 /* Write-only. */ + +#define IT8661F_CLKIN_24_MHZ 0 +#define IT8661F_CLKIN_48_MHZ 1 + +/* + * Special values used for entering MB PnP mode. The first four bytes of + * each line determine the address port, the last four are data. + */ +static const u8 init_values[] = { + 0x6a, 0xb5, 0xda, 0xed, /**/ 0xf6, 0xfb, 0x7d, 0xbe, + 0xdf, 0x6f, 0x37, 0x1b, /**/ 0x0d, 0x86, 0xc3, 0x61, + 0xb0, 0x58, 0x2c, 0x16, /**/ 0x8b, 0x45, 0xa2, 0xd1, + 0xe8, 0x74, 0x3a, 0x9d, /**/ 0xce, 0xe7, 0x73, 0x39, +}; + #endif |