diff options
author | Nico Huber <nico.h@gmx.de> | 2019-09-21 15:58:23 +0200 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2019-10-06 14:33:54 +0000 |
commit | 061b90507db3196a094f3dd88e183552e22f3ff2 (patch) | |
tree | 6b60a9fcbeedf19784dbc0c9aaa34796bfab4029 /src/superio/ite/it8720f/Kconfig | |
parent | 2a468d25fc754a21bccb1268fc0898233fd5f6be (diff) | |
download | coreboot-061b90507db3196a094f3dd88e183552e22f3ff2.tar.xz |
device/pci: Enable full 16-bit VGA port i/o decoding
So, the PCI to PCI bridge specification had a pitfall for us:
Originally, when decoding i/o ports for legacy VGA cycles, bridges
should only consider the 10 least significant bits of the port address.
This means all VGA registers were aliased every 1024 ports!
e.g. 0x3b0 was also decoded as 0x7b0, 0xbb0 etc.
However, it seems, we never reserved the aliased ports, resulting in
silent conflicts we preallocated resources. We neither use much
external VGA nor many i/o ports these days, so nobody noticed.
To avoid this mess, a bridge control bit (VGA16) was introduced in
2003 to enable decoding of 16-bit port addresses. As older systems
seem rather safe and well tested, and newer systems should support
this bit, we'll use it if possible and only warn if not.
With old (AGP era) hardware one will likely encounter a warning like
this:
found VGA at PCI: 06:00.0
A bridge on the path doesn't support 16-bit VGA decoding!
This is not generally fatal, but makes unnoticed resource conflicts
more likely.
Change-Id: Id7a07f069dd54331df79f605c6bcda37882a602d
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35516
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Michael Niewöhner
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/superio/ite/it8720f/Kconfig')
0 files changed, 0 insertions, 0 deletions