summaryrefslogtreecommitdiff
path: root/src/superio/nsc/pc97317/superio.c
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2013-05-14 11:58:44 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-05-22 18:04:11 +0200
commit08bee23f7eb31cce4746c51cfde3a7017e0e8b8e (patch)
tree53d1e22e71ec63ae1e888cc2312f1ac53b8c3508 /src/superio/nsc/pc97317/superio.c
parent35e45c078054a7bd64ba54b8b84b07602e8dd4ff (diff)
downloadcoreboot-08bee23f7eb31cce4746c51cfde3a7017e0e8b8e.tar.xz
intel/gm45: Refactor DDR3 write training
Split some code in individual functions. It's the refactoring part of a bigger change, following... Change-Id: Id19be4588ad8984935040d9bcba4d7c5f2e1114f Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: http://review.coreboot.org/3255 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/superio/nsc/pc97317/superio.c')
0 files changed, 0 insertions, 0 deletions