diff options
| author | Jacob Garber <jgarber1@ualberta.ca> | 2019-12-27 14:18:32 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-12-31 15:22:43 +0000 |
| commit | 4a216475f5382d4b0ccf5fb65cd79b7ca3b32ed4 (patch) | |
| tree | 967e60522f0b58aa8cbbb382c596d3f0b3bd4f7d /src/superio/nsc | |
| parent | d225834220cfbe59850a97092674c4d55faff757 (diff) | |
| download | coreboot-4a216475f5382d4b0ccf5fb65cd79b7ca3b32ed4.tar.xz | |
src: Remove some romcc workarounds
Now that romcc is gone, move cmos_post_init() into post.c, and remove
some preprocessor workarounds.
Change-Id: I0ee4551e476cdd1102e86e7efc74d5909f64a37b
Signed-off-by: Jacob Garber <jgarber1@ualberta.ca>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37950
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/superio/nsc')
| -rw-r--r-- | src/superio/nsc/pc87417/pc87417.h | 4 |
1 files changed, 1 insertions, 3 deletions
diff --git a/src/superio/nsc/pc87417/pc87417.h b/src/superio/nsc/pc87417/pc87417.h index c3fc5ef699..cb6515d8af 100644 --- a/src/superio/nsc/pc87417/pc87417.h +++ b/src/superio/nsc/pc87417/pc87417.h @@ -31,9 +31,7 @@ #define PC87417_RTC 0x10 #define PC87417_GPIO_DEV PNP_DEV(0x2e, PC87417_GPIO) -/* This is to get around a romcc bug */ -/* #define PC87417_XBUS_DEV PNP_DEV(0x2e, PC87417_XBUS) */ -#define PC87417_XBUS_DEV PNP_DEV(0x2e, 0x0f) +#define PC87417_XBUS_DEV PNP_DEV(0x2e, PC87417_XBUS) #define PC87417_GPSEL 0xf0 #define PC87417_GPCFG1 0xf1 |