summaryrefslogtreecommitdiff
path: root/src/vendorcode/intel/fsp
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2019-01-28 16:04:35 -0800
committerPatrick Georgi <pgeorgi@google.com>2019-01-30 13:27:30 +0000
commit9a4beb429d87f9c0f46b7f945432a955cd88c962 (patch)
tree065966fa1d457b3ca976a29206dc1046bf265c25 /src/vendorcode/intel/fsp
parenta35904b29cf4f2ae9ab56122a3b0ee6aa6ffb823 (diff)
downloadcoreboot-9a4beb429d87f9c0f46b7f945432a955cd88c962.tar.xz
soc/intel/apollolake: Sync fsp upd structure update
FSP 2.0.9 provides UPD interface to adjust integrated filter value, usb3 LDO and pmic vdd2 voltage. Change coreboot upd structure to sync with fsp 2.0.9 release. BUG=b:123398358 CQ-DEPEND=CL:*817128 TEST=Verified yorp boots to kernel. Change-Id: I3d17dfbe58bdc5222378459723da8e9ac0573510 Signed-off-by: John Zhao <john.zhao@intel.com> Reviewed-on: https://review.coreboot.org/c/31131 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/vendorcode/intel/fsp')
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h26
1 files changed, 22 insertions, 4 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h b/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
index 18a43e2b8f..97a40b6558 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
@@ -1,6 +1,6 @@
/** @file
-Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2019, Intel Corporation. All rights reserved.<BR>
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
@@ -1721,7 +1721,25 @@ typedef struct {
**/
UINT32 PmicPmcIpcCtrl;
-/** Offset 0x03AF
+/** Offset 0x03AF - ModPhyIfValue
+ Upd To modify the Integrated Filter (IF) value as 0x12(Default) for WIN and 0x16
+ for Chrome
+**/
+ UINT8 ModPhyIfValue;
+
+/** Offset 0x03B0 - ModPhyVoltageBump
+ ModPhyVoltageBump. 1: enable, 0: disable
+ $EN_DIS
+**/
+ UINT8 ModPhyVoltageBump;
+
+/** Offset 0x03B1 - Vdd2 Voltage configuration
+ Upd for changing Vdd2 Voltage configuration : I2C_Slave_Address (31:23) + Register_Offset
+ (23:16) + OR Value (15:8) + AND Value (7:0)
+**/
+ UINT32 PmicVdd2Voltage;
+
+/** Offset 0x03B5
**/
UINT8 ReservedFspsUpd[1];
} FSP_S_CONFIG;
@@ -1792,9 +1810,9 @@ typedef struct {
**/
FSP_S_CONFIG FspsConfig;
-/** Offset 0x03B0
+/** Offset 0x03B6
**/
- UINT8 UnusedUpdSpace7[16];
+ UINT8 UnusedUpdSpace7[10];
/** Offset 0x03C0
**/