summaryrefslogtreecommitdiff
path: root/src/vendorcode
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2018-11-13 19:28:07 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-11-23 08:34:16 +0000
commitd67edcae6e9d438f2e60f6b67d97a7d3f09cb18b (patch)
tree38d7fe7b769f4193ea3b4494dc7944b9718c678c /src/vendorcode
parent3032d7677883eb726d14fcd85efae7a7c068259a (diff)
downloadcoreboot-d67edcae6e9d438f2e60f6b67d97a7d3f09cb18b.tar.xz
soc/intel/common: Bring DISPLAY_MTRRS into the light
Initially, I wanted to move only the Kconfig DISPLAY_MTRRS into the "Debug" menu. It turned out, though, that the code looks rather generic. No need to hide it in soc/intel/. To not bloat src/Kconfig up any further, start a new `Kconfig.debug` hierarchy just for debug options. If somebody wants to review the code if it's 100% generic, we could even get rid of HAVE_DISPLAY_MTRRS. Change-Id: Ibd0a64121bd6e4ab5d7fd835f3ac25d3f5011f24 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/29684 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/vendorcode')
-rw-r--r--src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_complete.dat2
-rw-r--r--src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_optional.dat2
-rw-r--r--src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_complete.dat2
-rw-r--r--src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_optional.dat2
4 files changed, 0 insertions, 8 deletions
diff --git a/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_complete.dat b/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_complete.dat
index 267673aed6..34172121f5 100644
--- a/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_complete.dat
+++ b/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_complete.dat
@@ -40,8 +40,6 @@ smm_region
smm_region_size
soc_after_ram_init
soc_display_memory_init_params
-soc_display_mtrrs
-soc_get_variable_mtrr_count
soc_memory_init_params
soc_pre_ram_init
southbridge_smi_handler
diff --git a/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_optional.dat b/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_optional.dat
index 70f204db04..08351907c7 100644
--- a/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_optional.dat
+++ b/src/vendorcode/intel/fsp/fsp1_1/checklist/romstage_optional.dat
@@ -23,8 +23,6 @@ platform_segment_loaded
save_chromeos_gpios
soc_after_ram_init
soc_display_memory_init_params
-soc_display_mtrrs
-soc_get_variable_mtrr_count
soc_memory_init_params
soc_pre_ram_init
southbridge_smi_handler
diff --git a/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_complete.dat b/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_complete.dat
index 2124f0f2e5..0910152c89 100644
--- a/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_complete.dat
+++ b/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_complete.dat
@@ -22,8 +22,6 @@ map_oprom_vendev
platform_prog_run
platform_segment_loaded
save_chromeos_gpios
-soc_display_mtrrs
-soc_get_variable_mtrr_count
stage_cache_add
stage_cache_load_stage
timestamp_get
diff --git a/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_optional.dat b/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_optional.dat
index f589eaa919..fe1f0d9d2e 100644
--- a/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_optional.dat
+++ b/src/vendorcode/intel/fsp/fsp1_1/checklist/verstage_optional.dat
@@ -9,8 +9,6 @@ mainboard_check_ec_image
mainboard_post
platform_prog_run
platform_segment_loaded
-soc_display_mtrrs
-soc_get_variable_mtrr_count
stage_cache_add
stage_cache_load_stage
timestamp_get