summaryrefslogtreecommitdiff
path: root/src/vendorcode
diff options
context:
space:
mode:
authorSrinidhi N Kaushik <srinidhi.n.kaushik@intel.com>2017-12-11 12:14:34 -0800
committerMartin Roth <martinroth@google.com>2018-01-05 21:12:16 +0000
commit60c1d87598362a2dab060847a501e7af6c9a6d90 (patch)
tree0b389866ef038b6a806a19304d10c358c629fc6d /src/vendorcode
parent5495ed2a4397bbd106f3df59a252b1cf0227d1a3 (diff)
downloadcoreboot-60c1d87598362a2dab060847a501e7af6c9a6d90.tar.xz
vendorcode/intel/fsp/fsp2_0/glk: Update header files as per v77_12
Update FSP header files to match FSP v77_12 Following fields have been added in FSP-S UPD: - SkipPunitInit (Skip P-unit Initialization) - HgSubSystemId (Sub system Vendor ID VGA) Change-Id: I6c4c2580b2d0d76038b495be31744c04cc0dc959 Signed-off-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com> Reviewed-on: https://review.coreboot.org/22820 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/vendorcode')
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h18
1 files changed, 15 insertions, 3 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h b/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
index bab547c3e3..e4839e03db 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/glk/FspsUpd.h
@@ -1628,7 +1628,7 @@ typedef struct {
UINT8 OsBoot;
/** Offset 0x0370 - System Vendor ID
- Upd for vendor ID for assigning to devices
+ Upd for vendor ID for assigning to devices
**/
UINT16 SiSVID;
@@ -1660,9 +1660,21 @@ typedef struct {
**/
UINT8 ApIdleManner;
-/** Offset 0x0385
+/** Offset 0x0385 - Skip P-unit Initialization
+ When this is skipped, boot loader must initialize P-unit before SilicionInit API.
+ 0: Initialize(Default), 1: Skip
+ $EN_DIS
+**/
+ UINT8 SkipPunitInit;
+
+/** Offset 0x0386 - Sub system Vendor ID VGA
+ Graphics PCI subsystem HgSubSystemId
+**/
+ UINT16 HgSubSystemId;
+
+/** Offset 0x0388
**/
- UINT8 ReservedFspsUpd[11];
+ UINT8 ReservedFspsUpd[8];
} FSP_S_CONFIG;
/** Fsp S Test Configuration