summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2015-07-28 07:51:10 +0200
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2015-10-09 14:59:30 +0000
commit2a510a7a8627526d9516998248dda9c762333391 (patch)
tree6aff8d6805eb192ad7230538fb4f3f212ad802a7 /src
parent3660c0fc658e4e20ef079f762dfc7ad05c83544c (diff)
downloadcoreboot-2a510a7a8627526d9516998248dda9c762333391.tar.xz
northbridge/intel/sandybridge: Do not disable PEG by default
Don't disable PEG bits while turning on IGD. Fixes PCI device enumeration of PEG devices. Test system: * Intel Pentium CPU G2130 * Gigabyte GA-B75M-D3H Sidenote: This should be taken from a CMOS option instead. Change-Id: I2d6522504e4404f2d57f9c319351d08317aefdcb Signed-off-by: Patrick Rudolph <siro@das-labor.org> Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-on: http://review.coreboot.org/11058 Tested-by: build bot (Jenkins) Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/sandybridge/early_init.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/northbridge/intel/sandybridge/early_init.c b/src/northbridge/intel/sandybridge/early_init.c
index e77cf22596..7b60ec7153 100644
--- a/src/northbridge/intel/sandybridge/early_init.c
+++ b/src/northbridge/intel/sandybridge/early_init.c
@@ -155,6 +155,7 @@ static void sandybridge_setup_graphics(void)
void sandybridge_early_initialization(int chipset_type)
{
u32 capid0_a;
+ u32 deven;
u8 reg8;
/* Device ID Override Enable should be done very early */
@@ -172,8 +173,9 @@ void sandybridge_early_initialization(int chipset_type)
/* Setup all BARs required for early PCIe and raminit */
sandybridge_setup_bars();
- /* Device Enable */
- pci_write_config32(PCI_DEV(0, 0, 0), DEVEN, DEVEN_HOST | DEVEN_IGD);
+ /* Device Enable, don't touch PEG bits */
+ deven = pci_read_config32(PCI_DEV(0, 0, 0), DEVEN) | DEVEN_IGD;
+ pci_write_config32(PCI_DEV(0, 0, 0), DEVEN, deven);
sandybridge_setup_graphics();
}