summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-11-27 00:16:46 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-12-01 07:49:32 +0000
commit4cb8776c31ceb4a5b9e353b2e9b2a4f751e1dc54 (patch)
tree4f387a78cc7c9e3e381392ba657c6159ff70201d /src
parent3c729487bf2de44c15d0c3541ff97ed16511b635 (diff)
downloadcoreboot-4cb8776c31ceb4a5b9e353b2e9b2a4f751e1dc54.tar.xz
mb/intel/adlrvp: Refactor lpddr4_mem_config structure
List of changes: 1. Initialize dq_map array in a single line 2. Make dqs_map array also in a single line TEST=Able to build and boot ADLRVP LP4 SKU. Change-Id: I64f2b38492934c8ede301f4b252c8700060ed4ac Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48077 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: V Sowmya <v.sowmya@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/intel/adlrvp/memory.c28
1 files changed, 9 insertions, 19 deletions
diff --git a/src/mainboard/intel/adlrvp/memory.c b/src/mainboard/intel/adlrvp/memory.c
index 5d374db2a6..b203f69240 100644
--- a/src/mainboard/intel/adlrvp/memory.c
+++ b/src/mainboard/intel/adlrvp/memory.c
@@ -22,29 +22,19 @@ static const struct mb_cfg ddr4_mem_config = {
static const struct mb_cfg lpddr4_mem_config = {
/* DQ byte map */
.dq_map = {
- { 0, 2, 3, 1, 6, 7, 5, 4, /* Byte 0 */
- 10, 8, 11, 9, 14, 12, 13, 15 }, /* Byte 1 */
- { 12, 8, 14, 10, 11, 13, 15, 9, /* Byte 2 */
- 5, 0, 7, 3, 6, 2, 1, 4 }, /* Byte 3 */
- { 3, 0, 2, 1, 6, 5, 4, 7, /* Byte 4 */
- 12, 13, 14, 15, 10, 9, 8, 11 }, /* Byte 5 */
- { 2, 6, 7, 1, 3, 4, 0, 5, /* Byte 6 */
- 9, 13, 8, 15, 14, 11, 12, 10 }, /* Byte 7 */
- { 3, 0, 1, 2, 7, 4, 6, 5, /* Byte 0 */
- 10, 8, 11, 9, 14, 13, 12, 15 }, /* Byte 1 */
- { 10, 12, 14, 8, 9, 13, 15, 11, /* Byte 2 */
- 3, 7, 6, 2, 0, 4, 5, 1 }, /* Byte 3 */
- { 12, 15, 14, 13, 9, 10, 11, 8, /* Byte 4 */
- 7, 4, 6, 5, 0, 1, 3, 2 }, /* Byte 5 */
- { 0, 2, 4, 3, 1, 6, 7, 5, /* Byte 6 */
- 13, 9, 10, 11, 8, 12, 14, 15 }, /* Byte 7 */
+ { 0, 2, 3, 1, 6, 7, 5, 4, 10, 8, 11, 9, 14, 12, 13, 15 },
+ { 12, 8, 14, 10, 11, 13, 15, 9, 5, 0, 7, 3, 6, 2, 1, 4 },
+ { 3, 0, 2, 1, 6, 5, 4, 7, 12, 13, 14, 15, 10, 9, 8, 11 },
+ { 2, 6, 7, 1, 3, 4, 0, 5, 9, 13, 8, 15, 14, 11, 12, 10 },
+ { 3, 0, 1, 2, 7, 4, 6, 5, 10, 8, 11, 9, 14, 13, 12, 15 },
+ { 10, 12, 14, 8, 9, 13, 15, 11, 3, 7, 6, 2, 0, 4, 5, 1 },
+ { 12, 15, 14, 13, 9, 10, 11, 8, 7, 4, 6, 5, 0, 1, 3, 2 },
+ { 0, 2, 4, 3, 1, 6, 7, 5, 13, 9, 10, 11, 8, 12, 14, 15 },
},
/* DQS CPU<>DRAM map */
.dqs_map = {
- /* Ch 0 1 2 3 */
- { 0, 1 }, { 1, 0 }, { 0, 1 }, { 0, 1 },
- { 0, 1 }, { 1, 0 }, { 1, 0 }, { 0, 1 }
+ { 0, 1 }, { 1, 0 }, { 0, 1 }, { 0, 1 }, { 0, 1 }, { 1, 0 }, { 1, 0 }, { 0, 1 }
},
.dq_pins_interleaved = false,