summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2017-09-12 21:18:14 +0200
committerMartin Roth <martinroth@google.com>2017-09-20 01:19:45 +0000
commit5c84f87fcf76ca8cb3e9a1b3233bab16cdeb6d31 (patch)
treedc1fa30084f4a0c364dbdb3df72d43c6e33519ac /src
parent7f00965209c0c48a6e060d435d07f463f869d532 (diff)
downloadcoreboot-5c84f87fcf76ca8cb3e9a1b3233bab16cdeb6d31.tar.xz
nb/intel/i945/early_init.c: Replace numbers with macros
Change-Id: I270d17a2eff2c6664bf936425a6ed344be3feabe Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/21524 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/i945/early_init.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/i945/early_init.c b/src/northbridge/intel/i945/early_init.c
index 0abd42eec8..bf486a0aaf 100644
--- a/src/northbridge/intel/i945/early_init.c
+++ b/src/northbridge/intel/i945/early_init.c
@@ -175,7 +175,7 @@ static void i945_setup_bars(void)
printk(BIOS_DEBUG, " done.\n");
/* Enable upper 128bytes of CMOS */
- RCBA32(0x3400) = (1 << 2);
+ RCBA32(RC) = (1 << 2);
printk(BIOS_DEBUG, "Setting up static northbridge registers...");
/* Set up all hardcoded northbridge BARs */