summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSeunghwan Kim <sh_.kim@samsung.com>2019-02-12 11:12:34 +0900
committerPatrick Georgi <pgeorgi@google.com>2019-02-12 11:56:10 +0000
commit5edbea02d480fd9e1e117475ee52a70ca7a85ecc (patch)
tree376fbe78b4120c7d7e1442c3de15bf65f5392edb /src
parent85e9f28461089fbb846f5e69aa220206a67d51c1 (diff)
downloadcoreboot-5edbea02d480fd9e1e117475ee52a70ca7a85ecc.tar.xz
mb/google/octopus/casta: Tune usb2eye setting
It needs to tune usb2eye setting for these ports: USB2[4] - type-c port USB2[6] - camera BUG=b:122878632 BRANCH=octopus TEST=built and passed usb2eye SI test Change-Id: Iaa3adaab2f391e95730b141dc0237ca62c459e5a Signed-off-by: Seunghwan Kim <sh_.kim@samsung.com> Reviewed-on: https://review.coreboot.org/c/31359 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Justin TerAvest <teravest@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/octopus/variants/casta/overridetree.cb18
1 files changed, 18 insertions, 0 deletions
diff --git a/src/mainboard/google/octopus/variants/casta/overridetree.cb b/src/mainboard/google/octopus/variants/casta/overridetree.cb
index d70a6ea3f9..dc9c9118af 100644
--- a/src/mainboard/google/octopus/variants/casta/overridetree.cb
+++ b/src/mainboard/google/octopus/variants/casta/overridetree.cb
@@ -1,4 +1,22 @@
chip soc/intel/apollolake
+ # Override USB2 PER PORT register (PORT 4)
+ register "usb2eye[4]" = "{
+ .Usb20OverrideEn = 1,
+ .Usb20PerPortPeTxiSet = 7,
+ .Usb20PerPortTxiSet = 3,
+ .Usb20IUsbTxEmphasisEn = 3,
+ .Usb20PerPortTxPeHalf = 0,
+ }"
+
+ # Override USB2 PER PORT register (PORT 6)
+ register "usb2eye[6]" = "{
+ .Usb20OverrideEn = 1,
+ .Usb20PerPortPeTxiSet = 3,
+ .Usb20PerPortTxiSet = 0,
+ .Usb20IUsbTxEmphasisEn = 3,
+ .Usb20PerPortTxPeHalf = 0,
+ }"
+
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |