summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAntonello Dettori <dev@dettori.io>2016-11-08 18:44:46 +0100
committerMartin Roth <martinroth@google.com>2016-11-09 23:47:26 +0100
commit771d7eccec216b656dd52581599464b530964226 (patch)
treea9c8b2abe7d351551e79ba67bf8274422412adca /src
parentd8bb69a451276baf14f17fceeb89790638310990 (diff)
downloadcoreboot-771d7eccec216b656dd52581599464b530964226.tar.xz
mainboard/getac/p470: transition away from device_t
Replace the use of the old device_t definition inside mainboard/getac/p470. Change-Id: Ifb81976ed7068f9d51edb0d297cd4a12265c51ec Signed-off-by: Antonello Dettori <dev@dettori.io> Reviewed-on: https://review.coreboot.org/17293 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/getac/p470/romstage.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/getac/p470/romstage.c b/src/mainboard/getac/p470/romstage.c
index bbe45ad846..db675dccdf 100644
--- a/src/mainboard/getac/p470/romstage.c
+++ b/src/mainboard/getac/p470/romstage.c
@@ -103,19 +103,19 @@ static void ich7_enable_lpc(void)
* the two. Also set up the GPIOs from the beginning. This is the "no schematic
* but safe anyways" method.
*/
-static void pnp_enter_ext_func_mode(device_t dev)
+static void pnp_enter_ext_func_mode(pnp_devfn_t dev)
{
unsigned int port = dev >> 8;
outb(0x55, port);
}
-static void pnp_exit_ext_func_mode(device_t dev)
+static void pnp_exit_ext_func_mode(pnp_devfn_t dev)
{
unsigned int port = dev >> 8;
outb(0xaa, port);
}
-static void pnp_write_register(device_t dev, int reg, int val)
+static void pnp_write_register(pnp_devfn_t dev, int reg, int val)
{
unsigned int port = dev >> 8;
outb(reg, port);
@@ -124,7 +124,7 @@ static void pnp_write_register(device_t dev, int reg, int val)
static void early_superio_config(void)
{
- device_t dev;
+ pnp_devfn_t dev;
dev = PNP_DEV(0x4e, 0x00);