summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-02-19 17:56:29 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-02-24 11:34:55 +0000
commit9a1853a98c6760ec42c8850487eb90cc6def6d3f (patch)
tree789d5386cd1018f90486aed7a65cff331b79190f /src
parentf5d090d19a695a7ceec83d0b90db7567822a0dce (diff)
downloadcoreboot-9a1853a98c6760ec42c8850487eb90cc6def6d3f.tar.xz
soc/intel/{cnl,icl}: Use matching type cast
Change-Id: Ie534a05f8d3945492ab5b817522486cdcd3c4cab Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50932 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/cannonlake/pmutil.c2
-rw-r--r--src/soc/intel/icelake/pmutil.c2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/cannonlake/pmutil.c b/src/soc/intel/cannonlake/pmutil.c
index bf4e34fafb..d6ecd8bb1f 100644
--- a/src/soc/intel/cannonlake/pmutil.c
+++ b/src/soc/intel/cannonlake/pmutil.c
@@ -117,7 +117,7 @@ void pmc_set_disb(void)
/* Set the DISB after DRAM init */
uint8_t disb_val;
/* Only care about bits [23:16] of register GEN_PMCON_A */
- uint8_t *addr = (void *)(pmc_mmio_regs() + GEN_PMCON_A + 2);
+ uint8_t *addr = (uint8_t *)(pmc_mmio_regs() + GEN_PMCON_A + 2);
disb_val = read8(addr);
disb_val |= (DISB >> 16);
diff --git a/src/soc/intel/icelake/pmutil.c b/src/soc/intel/icelake/pmutil.c
index 9cc6f02df2..894894f95b 100644
--- a/src/soc/intel/icelake/pmutil.c
+++ b/src/soc/intel/icelake/pmutil.c
@@ -116,7 +116,7 @@ void pmc_set_disb(void)
/* Set the DISB after DRAM init */
uint8_t disb_val;
/* Only care about bits [23:16] of register GEN_PMCON_A */
- uint8_t *addr = (void *)(pmc_mmio_regs() + GEN_PMCON_A + 2);
+ uint8_t *addr = (uint8_t *)(pmc_mmio_regs() + GEN_PMCON_A + 2);
disb_val = read8(addr);
disb_val |= (DISB >> 16);