summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-06-14 15:25:33 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-06-18 20:36:56 +0200
commitc862e441627468cd8b27436a26b0153010f491c5 (patch)
tree345a38797d4607b42b9d6c644ecffb24a5f60f63 /src
parent191d221920143d47032997c48654f0d74e83e86e (diff)
downloadcoreboot-c862e441627468cd8b27436a26b0153010f491c5.tar.xz
northbridge/intel: Drop use of set_top_of_ram()
We implement get_top_of_ram() on these chipset to resolve CBMEM location early in romstage. Call to set_top_ram() is not required. Change-Id: I492e436b0c32d2c24677265b35afd05f29dcd0f8 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/6031 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/gm45/northbridge.c2
-rw-r--r--src/northbridge/intel/i945/northbridge.c2
-rw-r--r--src/northbridge/intel/nehalem/northbridge.c2
-rw-r--r--src/northbridge/intel/sandybridge/northbridge.c2
4 files changed, 0 insertions, 8 deletions
diff --git a/src/northbridge/intel/gm45/northbridge.c b/src/northbridge/intel/gm45/northbridge.c
index afd270fecf..afac03589d 100644
--- a/src/northbridge/intel/gm45/northbridge.c
+++ b/src/northbridge/intel/gm45/northbridge.c
@@ -165,8 +165,6 @@ static void mch_domain_read_resources(device_t dev)
fixed_mem_resource(dev, 7, pcie_config_base >> 10,
pcie_config_size >> 10, IORESOURCE_RESERVE);
}
-
- set_top_of_ram(tomk << 10);
}
static void mch_domain_set_resources(device_t dev)
diff --git a/src/northbridge/intel/i945/northbridge.c b/src/northbridge/intel/i945/northbridge.c
index 948f5c13b7..68d6d912fd 100644
--- a/src/northbridge/intel/i945/northbridge.c
+++ b/src/northbridge/intel/i945/northbridge.c
@@ -170,8 +170,6 @@ static void pci_domain_set_resources(device_t dev)
add_fixed_resources(dev, 7);
assign_resources(dev->link_list);
-
- set_top_of_ram(tomk_stolen * 1024);
}
/* TODO We could determine how many PCIe busses we need in
diff --git a/src/northbridge/intel/nehalem/northbridge.c b/src/northbridge/intel/nehalem/northbridge.c
index 639d24568b..071ff7f6a5 100644
--- a/src/northbridge/intel/nehalem/northbridge.c
+++ b/src/northbridge/intel/nehalem/northbridge.c
@@ -164,8 +164,6 @@ static void mc_read_resources(device_t dev)
bad_ram_resource(dev, 9, 0x1fc000000ULL >> 10, 0x004000000 >> 10);
add_fixed_resources(dev, 10);
-
- set_top_of_ram(tseg_base);
}
static void mc_set_resources(device_t dev)
diff --git a/src/northbridge/intel/sandybridge/northbridge.c b/src/northbridge/intel/sandybridge/northbridge.c
index 5f9912ff6d..b46ae2294d 100644
--- a/src/northbridge/intel/sandybridge/northbridge.c
+++ b/src/northbridge/intel/sandybridge/northbridge.c
@@ -251,8 +251,6 @@ static void pci_domain_set_resources(device_t dev)
add_fixed_resources(dev, 6);
assign_resources(dev->link_list);
-
- set_top_of_ram(tomk * 1024);
}
/* TODO We could determine how many PCIe busses we need in