diff options
| author | Siyuan Wang <wangsiyuanbuaa@gmail.com> | 2012-11-01 18:51:15 +0800 |
|---|---|---|
| committer | Marc Jones <marcj303@gmail.com> | 2012-11-02 21:04:28 +0100 |
| commit | f3b86b3136960c954467a917a0df066b1c35c2aa (patch) | |
| tree | 20c36dcf8e3712cb50df003b76f2ea5e6bc5264c /src | |
| parent | ad874e3477ba391d8fe02b0cab6334be67e2e303 (diff) | |
| download | coreboot-f3b86b3136960c954467a917a0df066b1c35c2aa.tar.xz | |
AMD agesa: add enable cache at the end of disable_cache_as_ram
add this code according to src/include/cpu/x86/cache.h ,line 92,
functin enable_cache()
Change-Id: Ida96a98397eeed98dd61ca979e8c5a33bf00f9e5
Signed-off-by: Siyuan Wang <SiYuan.Wang@amd.com>
Signed-off-by: Siyuan Wang <wangsiyuanbuaa@gmail.com>
Reviewed-on: http://review.coreboot.org/1662
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marcj303@gmail.com>
Diffstat (limited to 'src')
| -rwxr-xr-x | src/cpu/amd/agesa/cache_as_ram.inc | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/src/cpu/amd/agesa/cache_as_ram.inc b/src/cpu/amd/agesa/cache_as_ram.inc index 389f7ec5f8..9b9be33db3 100755 --- a/src/cpu/amd/agesa/cache_as_ram.inc +++ b/src/cpu/amd/agesa/cache_as_ram.inc @@ -96,10 +96,14 @@ disable_cache_as_ram: AMD_DISABLE_STACK + /* enable cache */ + movl %cr0, %eax + andl $0x9fffffff, %eax + movl %eax, %cr0 + xorl %eax, %eax + /* Restore the return stack */ movd %xmm0, %esp ret cache_as_ram_setup_out: - - |