diff options
author | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2021-02-19 09:00:45 -0700 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2021-02-22 07:32:06 +0000 |
commit | 052e43931813675252180ed1f7899038bb3cccd3 (patch) | |
tree | 887cbf9c50b71b542ee091320168db87be07d1b0 /src | |
parent | cc7acb82c06540864d3f430cd9ff101a6a268c01 (diff) | |
download | coreboot-052e43931813675252180ed1f7899038bb3cccd3.tar.xz |
mb/google/brya: Fix chip driver and HID for Cr50 TPM
ChromeOS does not compile in CONFIG_OF, so PRP0001 will not successfully
register the device with its driver. Change to GOOG0005 to match other
ChromeOS devices with I2C-connected Cr50 TPM.
BUG=b:180657076
TEST=abuild
Change-Id: Ic1d4eb5e12ea7f7e693f1ffd3848e59668ac2deb
Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50920
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r-- | src/mainboard/google/brya/variants/baseboard/devicetree.cb | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/devicetree.cb index c992f4fd2f..d82a9eb918 100644 --- a/src/mainboard/google/brya/variants/baseboard/devicetree.cb +++ b/src/mainboard/google/brya/variants/baseboard/devicetree.cb @@ -107,9 +107,8 @@ chip soc/intel/alderlake end end device ref i2c3 on - chip drivers/i2c/generic - register "hid" = "ACPI_DT_NAMESPACE_HID" - register "compat_string" = ""google,cr50"" + chip drivers/i2c/tpm + register "hid" = ""GOOG0005"" register "irq" = "ACPI_IRQ_EDGE_LOW(GPP_A13_IRQ)" device i2c 50 on end end |