summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2012-07-27 08:40:46 +0300
committerAnton Kochkov <anton.kochkov@gmail.com>2012-07-27 14:05:15 +0200
commit08ef498d0bfd5d3cfaf70cdad1a8780d9dd2143e (patch)
tree0a067c51e1c411735311ca0e21846499194406a0 /src
parentb5f5652e0f023cd89c1c21d7dc6dfb86cae9e727 (diff)
downloadcoreboot-08ef498d0bfd5d3cfaf70cdad1a8780d9dd2143e.tar.xz
Intel 82810 and 82830: always room for PCI memory
No need for the test, tomk is at most 1GB on these chipsets. Even if there was no room, adjusting the memory resource would not not divert accesses in the hardware from DRAM to PCI. Change-Id: I2213b8d9d2e6ab8da8fd3e8081cc62bb05b6b316 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1369 Tested-by: build bot (Jenkins) Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/i82810/northbridge.c13
-rw-r--r--src/northbridge/intel/i82830/northbridge.c13
2 files changed, 4 insertions, 22 deletions
diff --git a/src/northbridge/intel/i82810/northbridge.c b/src/northbridge/intel/i82810/northbridge.c
index 3337417460..892fc28133 100644
--- a/src/northbridge/intel/i82810/northbridge.c
+++ b/src/northbridge/intel/i82810/northbridge.c
@@ -87,15 +87,13 @@ static int translate_i82810_to_mb[] = {
static void pci_domain_set_resources(device_t dev)
{
device_t mc_dev;
- uint32_t pci_tolm;
int igd_memory = 0;
- pci_tolm = find_pci_tolm(dev->link_list);
mc_dev = dev->link_list->children;
if (!mc_dev)
return;
- unsigned long tomk, tolmk;
+ unsigned long tomk;
int idx, drp_value;
u8 reg8;
@@ -132,17 +130,10 @@ static void pci_domain_set_resources(device_t dev)
uma_memory_size = igd_memory * 1024ULL;
printk(BIOS_DEBUG, "Available memory: %ldKB\n", tomk);
- /* Compute the top of low memory. */
- tolmk = pci_tolm >> 10;
- if (tolmk >= tomk) {
- /* The PCI hole does does not overlap the memory. */
- tolmk = tomk;
- }
-
/* Report the memory regions. */
idx = 10;
ram_resource(dev, idx++, 0, 640);
- ram_resource(dev, idx++, 768, tolmk - 768);
+ ram_resource(dev, idx++, 768, tomk - 768);
#if CONFIG_WRITE_HIGH_TABLES
/* Leave some space for ACPI, PIRQ and MP tables */
diff --git a/src/northbridge/intel/i82830/northbridge.c b/src/northbridge/intel/i82830/northbridge.c
index 22f59dc313..4ada4d7c6a 100644
--- a/src/northbridge/intel/i82830/northbridge.c
+++ b/src/northbridge/intel/i82830/northbridge.c
@@ -67,15 +67,13 @@ int add_northbridge_resources(struct lb_memory *mem)
static void pci_domain_set_resources(device_t dev)
{
device_t mc_dev;
- uint32_t pci_tolm;
int igd_memory = 0;
- pci_tolm = find_pci_tolm(dev->link_list);
mc_dev = dev->link_list->children;
if (!mc_dev)
return;
- unsigned long tomk, tolmk;
+ unsigned long tomk;
int idx;
if (CONFIG_VIDEO_MB == 512) {
@@ -98,18 +96,11 @@ static void pci_domain_set_resources(device_t dev)
uma_memory_size = igd_memory * 1024ULL;
printk(BIOS_DEBUG, "Available memory: %ldKB\n", tomk);
- /* Compute the top of low memory. */
- tolmk = pci_tolm >> 10;
- if (tolmk >= tomk) {
- /* The PCI hole does does not overlap the memory. */
- tolmk = tomk;
- }
-
/* Report the memory regions. */
idx = 10;
ram_resource(dev, idx++, 0, 640);
ram_resource(dev, idx++, 768, 256);
- ram_resource(dev, idx++, 1024, tolmk - 1024);
+ ram_resource(dev, idx++, 1024, tomk - 1024);
assign_resources(dev->link_list);